PostgreSQLcWeaviatecNeo4j«Å,/È]^¬ • 1⃣1⃣ ¡¹ÉÊ«Infra/Base¬5AI *+GË3ÌÍ,¬-•ßàxC•®x> • *˜5DockercKubernetes«ÎÞÆCI±¬cAuto Scale VMs|4ßàÏÐû • 1⃣2⃣ ÑÒr35š›áâÑÒ)€Ì() AI ÓÔC#+>12 !"#$%Bloomberg*&'() >$2%AgentFG?@HIJKLM FederighiY{"#Ä#º»GZÍ,[L2\#]GZ^ž_È )RS°TUG=$>`P,Apple Intelligence —tÉ·°a$û+«TU¬G=$ÄÅWO«P„có׬,ÌÍ2\GP„có×, bc^¦%:$ú•CdÑP„ƒ$´eG•f> !"#$%&'(")*+,-'./0 12)*+,-'./0 345678 ÊËÈÉ 5O ÈÉ ga ÈÉ œÝh öB -8PQ™Î N¨h5OijjF]^ 2&G:} [\j•)*+/Z®,u·fgÇ[Ÿhn•ž•jklmŽR_ •ž-¯íslcd • fgÇ[Ÿhn•ž•jklm/°Ü;N•Ž>cÞj,[)*+qOb/lm;<=>/±²>Ü_ • j•¯í/cdŸ &uæfgÇ[Ÿhn•ž•jklm/³´https://www.htsc.com.hk/stock_disclosure NaŸ uæA|e •µr-¯íslcd€_ µr Hµr)*+ef

Microsoft 20T 100T 0 50 100 Q1:24 Q1:25151 AI Developer Use Cases = Broad & Varied Note: CI / CD pipelines are continuous integration / continuous deployment pipelines. Source: IBM, ‘AI in Software Workflow Management Documentation Refactoring & Optimization Security Enhancement DevOps & CI / CD Pipelines User Experience Design Architecture Design The AI Developer Next Door152 AI Model

we track: Latency & Throughput ˃ ML pipeline contains multiple stages, performance limited by slowest one ˃ Performance results based on Xilinx own runtime pipeline available in github (https://github es/mp_classify.py) Streamlined multi-process pipeline using shared memory Usually need >4 Pre-Process cores running to keep up with FPGA ˃ TVM pipeline needed. CPU/FPGA partitions ideally run in parallel Post-Process (fc/softmax/nms) FPGA Acceleration Pre-Process (resize)© Copyright 2018 Xilinx FPGA Pipeline report in MLSuite 1.5 (animated gif of ResNet-50, view in slideshow mode) >> 14© Copyright 2018

training. We set the maximum sequence length to 4K, and train DeepSeek-V2 on 8.1T tokens. We leverage pipeline parallelism to deploy different layers of a model on different devices, and for each layer, the light-weight training framework developed internally by our engineers. It employs a 16-way zero-bubble pipeline parallelism (Qi et al., 2023), an 8-way expert parallelism (Lepikhin et al., 2021), and ZeRO-1 data models. arXiv preprint arXiv:2309.00071, 2023. P. Qi, X. Wan, G. Huang, and M. Lin. Zero bubble pipeline parallelism. arXiv preprint arXiv:2401.10241, 2023. S. Rajbhandari, J. Rasley, O. Ruwase, and

new/tuned TVM schedules using fast Integer operations like Intel VNNI, ARM Dot, Nvidia DP4A • Full pipeline is available. Please try it and give suggestions. • Open-source discussions formed the foundations

libtvm_hexagon_runtime.so Alios TVM @ Hexagon DSP 。 Compute Kernel Offload to DSP ，loop nests marked as pipeline 。， Implement complete Hexagon runtime based on community PR. ADSPRPC Framework Applications Processor

backend in TVM for more flexibility with the runtime plugins? ○ Integrate TVM codegen into Arm NN? ● CI and benchmark testing for TVM on member hardware platforms ○ Shall we maintain a list of Arm platforms

Guide. Available at: https://inthecloud.withgoogle.com/gemini-for-google-workspace-prompt-guide/dl-cd.html. 3. Google Cloud, 2023, Introduction to Prompting. Available at: https://cloud.google.com/v